FPGA design with National Instuments

Rémi DA SILVA

Systems Engineer - Embedded and Data Acquisition Systems - MED Region



The NI Approach to Flexible Hardware





NI Embedded Software Architecture Options





LabVIEW System Design Software

Project Explorer Manage and organize all system resources, including I/O and deployment targets

Deployment Targets

Deploy LabVIEW code to the leading desktop, real-time, and FPGA hardware targets

Instant Compilation

See the state of your application at all times, instantly

Front Panel

Create event-driven user interfaces to control systems and display measurements

Models of Computation

Combine and reuse .m files, C code, and HDL with graphical code



Hardware Connectivity

Bring real-world signals into LabVIEW from any I/O on any instrument

Parallel Programming

Create independent loops that automatically execute in parallel

Block Diagram

Define and customize the behavior of your system using graphical programming

Analysis Libraries

Use high-performance analysis libraries designed for engineering and science

Timing

Define explicit execution order and timing with sequential data flow

Accelerates Your Success

By abstracting low-level complexity and integrating all of the tools you need to build any measurement or control system































Abstraction of Hardware Complexities

Acquire analog data point-by-point



Directly transfer analog data to processor memory via FIFO for data logging, display, etc.

Non-sec. Non-sec.			1000 1000 1001 1000 1001 1000 1001 1000 1001 1000 1001 1000 1001 1000 1001 1000 1001 1000 1001 1000 1001 1000 1001 1000 1001 1000 1000 1000			
A Constant of the second secon						
	****	~400	00 lin	es o	f VH	DI

LabVIEW FPGA vs. VHDL



LabVIEW Environment Basics



ni.com/byoes

Embedded systems – LabVIEW FPGA





Field-Programmable Gate Array (FPGA)





FPGAs Are Dataflow Systems





Parallel Processing





LabVIEW FPGA



LabVIEW FPGA vs. VHDL: Blink an LED VHDL Implementation

begin	
LED <= LED_local;	Physical wire connection to "LED"
<pre>process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if ToggleLED then LED_local <= not LED_local; end if; end if; end process;</pre>	
<pre>CounterProc: process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if CounterValue = kCounterTC then CounterValue <= (others => '0'); ToggleLED <= true; else CounterValue <= CounterValue + 1; ToggleLED <= false; end if; end if; end process CounterProc;</pre>	
end rtl;	



LabVIEW FPGA vs. VHDL: Blink an LED VHDL Implementation

begin	
<pre>LED <= LED_local;</pre>	Physical wire connection to "LED"
<pre>process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if ToggleLED then LED_local <= not LED_local; end if; end if; end process;</pre>	Toggle the physical LED when internal timing signal "ToggleLED" is true. Executes every tick of the 50Mhz clock.
<pre>CounterProc: process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if CounterValue = kCounterTC then CounterValue <= (others => '0'); ToggleLED <= true; else CounterValue <= CounterValue + 1; ToggleLED <= false; end if; end if; end process CounterProc;</pre>	
end rtl;	



LabVIEW FPGA vs. VHDL: Blink an LED VHDL Implementation

begin	
<pre>LED <= LED_local;</pre>	Physical wire connection to "LED"
<pre>process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if ToggleLED then LED_local <= not LED_local; end if; end if; end process;</pre>	Toggle the physical LED when internal timing signal "ToggleLED" is true. Executes every tick of the 50Mhz clock.
<pre>CounterProc: process (CLK_50MHZ) begin if rising_edge(CLK_50MHZ) then if CounterValue = kCounterTC then CounterValue <= (others => '0'); ToggleLED <= true; else CounterValue <= CounterValue + 1; ToggleLED <= false; end if; end if; end process CounterProc;</pre>	Counter establishes the timing of the "ToggleLED" signal. Goes "true" when the counter reaches 50,000,000 (1 second) and resets counter.
end rtl;	



LabVIEW FPGA vs. VHDL: Blink an LED LabVIEW Implementation





LabVIEW FPGA vs. VHDL: Blink an LED LabVIEW Implementation





LabVIEW FPGA vs. VHDL: Blink an LED LabVIEW Implementation





Why Are FPGAs Useful?

• *True Parallelism* – Provides parallel tasks and pipelining

- *High Reliability* Designs become a custom circuit
- High Determinism Runs algorithms at deterministic rates down to 25 ns (faster in many cases)
- *Reconfigurable* Create new and alter existing task-specific personalities



Parallel Processing





High Reliability and Determinism

Decision Making in Software

Multiple Software Layers





High Reliability and Determinism

Decision Making in Hardware



Highest Reliability



Reconfigurable

- Enables rapid development iterations
- Reduces overall design cost, taking NRE into account
- Decreases long-term maintenance





ASICs



000 5H

C1

741

C2

.1

Common application target



Common Applications

- High-speed control
- Custom data acquisition
- Digital communication protocols
- Inline signal processing



High-Speed Control





Custom Triggered Analog Input



- Custom timing & synchronization
- Multi-rate sampling
- Custom counters
- Flexible PWM
- Flexible encoder interface





Digital Communication Protocol APIs

Communications Protocols Palette: SPI/I2C





Serial:





Inline Signal Processing and Data Reduction





Inline Signal Processing and Data Reduction



FPGA Processing Encoding/decoding Filtering/averaging Modulation/demod Decimation Stream processing

. . .

Streaming from input to output without host involvement DMA preprocessed data to Processor: Save to file, additional analysis, Transfer over network

Data <u>Tr</u>ansfer

Outputs

Analog voltages Digital communication Motor/actuator drives



ni.com/byoes

Data Transfer : I/O $\leftarrow \rightarrow$ FPGA

- FPGA I/O Nodes acquire and generate data
- Directly connected to I/O pins
- Data rates are defined by the AIO/DIO modules
- FPGA acquires one data point per loop iteration
- Can rename channels to be application-specific





$FPGA \leftarrow \rightarrow RT: FPGA Read/Write Controls$



ni.com/byoes

FPGA ←→ RT: Direct Memory Access (DMA) FIFOs

- DMA FIFOs are an efficient mechanism for streaming data to/from the FPGA to/from a Real-Time or Windows Processor
- RIO hardware targets have between 3 to 16 dedicated DMA channels, depending on the FPGA
- Target-Scoped FIFOs can transfer data between different portions of an FPGA VI or between VIs on an FPGA Target









Clocking

Process event, and registers



Understanding Clocks and Hardware Concurrency

- A Timed Loop on FPGA runs at 40MHz by default, based on the Onboard Clock
- Kan and Clock
 Image: Second clock
- A While Loop will execute at the rate specified in the Loop Timer function, either in ticks, ms, or µs.





Understanding Clocks and Hardware Concurrency

- The enable chain includes registers between each node that store values and execute at the rising edge of the clock
- A Timed Loop on FPGA is called a Single
 Cycle Timed Loop (SCTL)
 - Code executes in 1 clock cycle
 - Removes registers
 - Uses less resources
 - Not all functions are supported







LabVIEW design flow



Simplified FPGA Design Flow





ni.com/byoes

Simplified FPGA Design Flow





Interface Abstraction

- I/O Interfaces to NI and 3rd party I/O modules, custom daughtercards
- Built-in DMA FIFO and memory interfaces





Configuration-Based Design



Reuse of Existing HDL Algorithms

- Use LabVIEW as the glue of your application
- Leverage existing digital design team expertise
- Similar to calling a shared library in LabVIEW on Windows or Real-Time

Simplified FPGA Design Flow

Be More Productive with LabVIEW FPGA Verify Faster

Verify Code using Simulated I/O

Use the **Desktop Execution Node** to verify code by developing test benches using simulated or file generated I/O

Verify Signal Timing with Waveform Probe

Use the **Digital Waveform Probe** to probe your signals relative to one another and view history

Debug with Standard LabVIEW Features in Simulation Highlight execution, breakpoints, and stepping features

LabVIEW FPGA Desktop Execution Node

Unit Test

Test Harness

Interactive Front Panel "User Interface"

Simplified FPGA Design Flow

Compilation Process

LabVIEW FPGA Code

Compile VHDL through Xilinx FP

FPGA Logic Implementation

Compilation Process

One-Click Deployment and Compilation

Period and Phase Measuren	nent.l
File Edit View Project C	perate Tools Window
*h 🗃 🎒 X ĥ 🖺 🕽	🗙 🗍 🕵 尾 🏛 = 🚰
Items Files	
Project: Period and Ph My Computer readme.txt FPGA Target (PC Period and P Period and P Public P P Public P Public P Public P Public P Public P Public P P Public P Public P P Public P P Public P Public P Public P	CIe-7841R) oard Clock hase Measurement.vi es cations d Phase Measurement Build Rebuild
	Estimate Resource Usage Check Signature Generate Intermediate Files
_	Display Compilation Results
_	Download
	Remove from Project
	Properties

Simplified FPGA Design Flow

Integration with the Latest Hardware Products

NI System on Module

Core processing unit for an embedded system

- Minimizes design time and risk
 - · Save time and risk with off-the-shelf hardware and software
 - Quickly prototype with off-the-shelf NI embedded targets and I/O
- Develop high-speed and advanced applications with an FPGA without HDL expertise
- Designed, tested, and validated for reliable deployments

Xilinx® Tools

IDE (ISE, VIVADO) and primitive functions

• NI provides some IP from LV FPGA like FFT, FIRs...

Third Party Simulation

- Used to create detailed models of timing and functional behavior of designs
- Xilinx ISIM is shipped with the Xilinx Tools
- ModelSim/Questa

Category 🖉	FPGA Module
Front Panel Block Diagram Controls/Functions Palettes Environment Search Printing Source Control Menu Shortcuts Revision History Security Shared Variable Engine I Server Web Server MathScript FPGA Module	Connect to LabVIEW FPGA Compile Cloud Service User name remi.da.silva@ni.com Configure Prompt to select a compile server for each compilation Notification of Completed Compilation V Display a message in the system tray Play a sound Browse Display a popup message
	Simulator Xilinx Simulator < None > Questa Simulator ✓ Xilinx Simulator

